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 
Abstract—Open-ended winding induction machines fed from 
standard two-level Voltage Source Inverters (VSI) provide an 
attractive arrangement for AC drives. An alternative approach is 
to use a dual output Indirect Matrix Converter (IMC). It is well 
known that the IMC provides fully bidirectional power flow 
operation, with small input size filter requirements. Whilst a 
standard IMC consists of an AC-DC matrix converter input stage 
followed by a single VSI output stage, it is possible to replicate the 
VSI to produce multiple outputs. In this paper an open-end 
winding induction machine fed by an IMC with two output stages 
is presented. The IMC modulation strategy aims to reduce the 
common-mode voltage whilst compensating any zero sequence 
voltage fed to the machine. The system is modeled using a PSIM 
and MATLAB/Simulink platform. Experimental results 
demonstrating the viability of the method are presented using a 7.5 
kW prototype. 
 
Index Terms—Matrix converters, Space vector pulse width 
modulation, Variable speed drives. 
I. INTRODUCTION 
N OPEN-END winding induction machine fed by two 2-level 
VSIs, offers several advantages when compared to a 
standard wye or delta connected induction machine drive. The 
main features of an open-winding induction machine drive can 
be summarized as [1]-[2]: 
(1) Equal power input from both sides of each winding, thus 
each VSI is rated at half the machine power rating. 
(2) Each phase stator current can be controlled independently; 
possibility to have twice the effective switching frequency 
(depending on the modulation strategy). 
(3) Extensibility to more phases, therefore multiphase 
induction machines can be considered if current reduction 
is required; possibility of reducing common-mode voltage 
(CMV). 
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(4) Certain degree of fault tolerance, as there is voltage space 
vector redundancy. 
However, an open-ended winding induction machine drive 
can have some drawbacks, such as [1]: possibility of zero 
sequence current flowing in the machine, because of the 
occurrence of zero sequence voltage, and more complex power 
converter requirements, i.e. more power devices, circuit gate 
drives, etc. 
In addition, the open-ended winding approach can be used in 
other applications such as power transformers [3] or 
synchronous machine drives in wind power generation systems 
[4]. 
In the recent decades, a significant research effort has been 
focused on direct frequency changing power converters, such 
as the Matrix Converter (MC) [5] or the Indirect Matrix 
Converter [6]. It is known that these power converter topologies 
offer a suitable solution for direct AC-AC conversion, 
achieving sinusoidal input and output currents, bidirectional 
power flow capability and controllable input power factor, 
without using bulky energy storage elements [6]. 
Several works have been focused on investigating the open-
end winding topology based on direct matrix converters. This 
topology requires a total of 18 bidirectional switches (i.e. 36 
IGBTs and diodes) and achieves a maximum output voltage of 
1.5 times the input phase voltage as reported in [7], where the 
dual-matrix converter scheme is described and a modulation 
strategy is proposed intended to reduce the common-mode 
voltage at the load terminals. Experimental results are shown 
using open-loop V/f control strategy for an induction motor. In 
[8]-[9] a detailed mathematical analysis of this topology is 
presented. Additionally a modulation strategy aiming to reduce 
the CMV is studied and experimental results are shown for a 
passive resistive-inductive load. Moreover, the dual-matrix 
converter scheme has been widely studied for applications in 
multiphase open-end winding AC drives. For instance, in [10] 
a three-to-five dual matrix converter topology is studied; in this 
case a total of 60 power devices are required and a switching 
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strategy to reduce the CMV is proposed. The system is 
experimentally verified with a 5kW, 5-phase induction 
machine. The same authors propose in [11] a similar approach 
for a three-to-seven dual matrix converter system (96 IGBTs 
and diodes required) where the modulation strategy proposed 
aims to eliminates the CMV and simulation results for an 
induction machine load are presented. 
On the other hand, relatively few publications concerning the 
open-end winding topology based on the indirect matrix 
converter can be found [12]-[14]. In [13] a modulation strategy 
intended to reduce the CMV is presented and preliminary 
experimental results are shown for an R-L load. In [12] two 
modulation strategies are proposed for the system: a Space 
Vector Modulation (SVM) strategy intended to reduce the zero 
sequence voltage and a carrier-based modulation (SPWM) 
strategy that produces only high frequency zero sequence 
voltage components. Simulations results for a passive load are 
presented. In [14] a five-leg open-end winding topology based 
on the IMC is proposed. In this case as one leg of the output 
inverters must be shared by two phase windings of the load, 
additional constraints arise regarding the modulation strategy. 
Simulation results for a passive load are shown. 
In this paper an experimental investigation into the 
application of an IMC with two output stages to supply energy 
to an open-ended winding induction machine is presented. The 
topology is depicted in Fig. 1, where the input stage, consisting 
of an AC-DC matrix converter, provides the DC link voltage 
for the two VSI output stages. The modulation strategy for the 
input converter is standard [15] and aims to provide the DC 
voltage for the output stages. The modulation strategy for the 
output stages uses only voltage space vectors which do not 
produce common-mode voltage at the machine terminals [16]. 
Moreover, the zero sequence voltage at the machine terminals 
is reduced by decreasing the average zero sequence volt-
seconds within each sampling period [17]. Preliminary results 
with the application of this topology to an open-ended winding 
machine were presented in [13] and the concept is further 
developed and verified in this paper. The proposed approach is 
modeled using a PSIM/MATLAB platform and experimentally 
verified in a 7.5 kW rig. Simulation and experimental results 
are presented and discussed. 
II. DUAL-OUTPUT STAGE INDIRECT MATRIX CONVERTER 
Regarding the topology in Fig. 1, the modulation strategy for 
the rectifier aims to obtain the maximum positive DC link 
voltage in each sampling period. Usually, the Pulse Width 
Modulation (PWM) reference signal is chosen to operate the 
converter with unity displacement power factor at the input. 
The output stage of the IMC consists of two VSI. Each inverter 
can produce eight space voltage vector locations independent 
of the other, resulting in a total of 64 voltage vector 
combinations. The six-terminal open-end winding induction 
machine is connected between the VSI outputs. Considering the 
six bidirectional switches of the input stage and the two output 
stages, a total of 24 discrete IGBTs and diodes are needed in 
this topology.  
 
Fig. 1.  IMC with two output stages feeding an open-ended winding induction 
machine. 
III. COMMON-MODE VOLTAGE 
Conventional PWM inverters generate alternating common-
mode voltages relative to ground which generate currents 
through the motor parasitic capacitances to the rotor iron [18]. 
These currents find their way via the motor bearings back to the 
grounded stator case. The so-called bearing currents have been 
found to be a major cause of premature bearing failure in PWM 
inverter motor drives [19]. One of the main advantages of the 
open-end winding topology is the possibility of reducing the 
common-mode voltage at the machine terminals and this has 
been the research topic of several investigators [7]-[11], [13], 
[20]-[24]. For the topology depicted in Fig. 1, the common-
mode voltage is given by [16]: 
 
𝑣𝑐𝑚 =
1
6
(𝑣𝐴1𝐺 + 𝑣𝐵1𝐺 + 𝑣𝐶1𝐺 + 𝑣𝐴2𝐺 + 𝑣𝐵2𝐺
+ 𝑣𝐶2𝐺) 
(1) 
 
where 𝑣𝐴𝑖𝐺 , 𝑣𝐵𝑖𝐺 , 𝑣𝐶𝑖𝐺 , with 𝑖 = 1,2, are the pole voltages of 
each inverter with respect to the grounded neutral point of the 
source (Fig. 1). These voltages can be also expressed as: 
 
𝑣𝐴𝑖𝐺 = 𝑆𝐴𝑝𝑖𝑣𝑝𝐺 + 𝑆𝐴𝑛𝑖𝑣𝑛𝐺 
(2) 𝑣𝐵𝑖𝐺 = 𝑆𝐵𝑝𝑖𝑣𝑝𝐺 + 𝑆𝐵𝑛𝑖𝑣𝑛𝐺  
𝑣𝐶𝑖𝐺 = 𝑆𝐶𝑝𝑖𝑣𝑝𝐺 + 𝑆𝐶𝑛𝑖𝑣𝑛𝐺 
 
where 𝑣𝑝𝐺 and 𝑣𝑛𝐺  are the voltages of the positive and negative 
rail of the DC link with respect to the grounded neutral point of 
the source, respectively; 𝑆𝑥𝑝𝑖 , 𝑆𝑥𝑛𝑖 ∈ {0, 1} with 𝑥 = 𝐴, 𝐵, 𝐶, 
𝑖 = 1, 2 are the switching functions of the inverter devices (0: 
switch opened, 1: switch closed) and            𝑆𝑥𝑛𝑖 = 1 − 𝑆𝑥𝑝𝑖  
(because of the complementary operation of the upper and 
lower switches of each inverter leg). Therefore, 
 
𝑣𝑐𝑚 =
1
6
[(𝑆𝐴𝑝1 + 𝑆𝐵𝑝1 + 𝑆𝐶𝑝1 + 𝑆𝐴𝑝2 + 𝑆𝐵𝑝2 + 𝑆𝐶𝑝2)𝑣𝑝𝐺 
(3) 
+(𝑆𝐴𝑛1 + 𝑆𝐵𝑛1 + 𝑆𝐶𝑛1 + 𝑆𝐴𝑛2 + 𝑆𝐵𝑛2
+ 𝑆𝐶𝑛2)𝑣𝑛𝐺] 
 
Let 𝑁𝑠𝑤 = 𝑆𝐴𝑝1 + 𝑆𝐵𝑝1 + 𝑆𝐶𝑝1 + 𝑆𝐴𝑝2 + 𝑆𝐵𝑝2 + 𝑆𝐶𝑝2, thus 
 
𝑣𝑐𝑚 =
1
6
[𝑁𝑠𝑤𝑣𝑝𝐺 + (6 − 𝑁𝑠𝑤)𝑣𝑛𝐺] (4) 
 
Where 𝑁𝑠𝑤 is the number of upper inverter switches closed. 
The squared RMS value of the common-mode voltage is: 
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𝑣𝑐𝑚𝑅𝑀𝑆
2 =
1
36𝑇
∫ [𝑁𝑠𝑤𝑣𝑝𝐺 + (6 − 𝑁𝑠𝑤)𝑣𝑛𝐺]
2
𝑑𝑡
𝑇
0
 (5) 
where 𝑇 is the period of 𝑣𝑝𝐺 (equals the period of 𝑣𝑛𝐺). Further 
expansion yields:  
36𝑣𝑐𝑚𝑅𝑀𝑆
2 = 𝑁𝑠𝑤
2
1
𝑇
∫ 𝑣𝑝𝐺
2 𝑑𝑡
𝑇
0
+ 2𝑁𝑠𝑤(6 − 𝑁𝑠𝑤)
1
𝑇
∫ 𝑣𝑝𝐺𝑣𝑛𝐺𝑑𝑡
𝑇
0
+ (6 − 𝑁𝑠𝑤)
2
1
𝑇
∫ 𝑣𝑛𝐺
2 𝑑𝑡
𝑇
0
 
(6) 
The voltages of the DC link rails are given by: 
𝑣𝑝𝐺 = 𝑆𝑎𝑝𝑣𝑟𝑎 + 𝑆𝑏𝑝𝑣𝑟𝑏 + 𝑆𝑐𝑝𝑣𝑟𝑐 
𝑣𝑛𝐺 = 𝑆𝑎𝑛𝑣𝑟𝑎 + 𝑆𝑏𝑛𝑣𝑟𝑏 + 𝑆𝑐𝑛𝑣𝑟𝑐 
(7) 
 
where 𝑣𝑟𝑎, 𝑣𝑟𝑏 and 𝑣𝑟𝑐 are the converter input phase voltages 
and 𝑆𝑥𝑝, 𝑆𝑥𝑛 with 𝑥 = 𝑎, 𝑏, 𝑐 are the switching functions of the 
rectifier (see section IV-A). Accordingly 𝑣𝑝𝐺 and 𝑣𝑛𝐺  will 
always be segments of different input phase voltages and 
 
|𝑣𝑝𝐺(𝑡)| = |𝑣𝑛𝐺(𝑡 − 𝑡𝑜)|  , 𝑡𝑜 ∈ ℝ (8) 
 
thus 
 
∫ 𝑣𝑝𝐺
2 𝑑𝑡
𝑇
0
= ∫ 𝑣𝑛𝐺
2 𝑑𝑡
𝑇
0
 (9) 
 
Differentiating (6) with respect to 𝑁𝑠𝑤 and equating to zero, 
it can be found that 𝑣𝑐𝑚𝑅𝑀𝑆
2  (and implicitly 𝑣𝑐𝑚𝑅𝑀𝑆) achieves a 
minimum value at 𝑁𝑠𝑤 = 3, which means that in order to 
reduce the RMS common-mode voltage at the machine 
terminals, only three upper inverter switches should be closed 
at each switching period. 
This can be further investigated by considering a virtual 
midpoint of the DC link as a reference point (see point 0 in Fig. 
1). Then, (1) can be rewritten as: 
 
𝑣𝑐𝑚 =
1
6
(𝑣𝐴10 + 𝑣𝐵10 + 𝑣𝐶10 + 𝑣𝐴20 + 𝑣𝐵20
+ 𝑣𝐶20) + 𝑣0𝐺 
= 𝑣𝑐𝑚0 + 𝑣0𝐺  
(10) 
 
where the contributions of the input and output stages to the 
overall common-mode voltage have been separated (𝑣0𝐺 and 
𝑣𝑐𝑚0, respectively). The voltage 𝑣0𝐺 is the voltage between the 
reference point 0 and the grounded neutral point of the source. 
This voltage can be calculated as: 
 
𝑣0𝐺 =
1
2
[(𝑆𝑎𝑝 + 𝑆𝑎𝑛)𝑣𝑟𝑎 + (𝑆𝑏𝑝 + 𝑆𝑏𝑛)𝑣𝑟𝑏
+ (𝑆𝑐𝑝 + 𝑆𝑐𝑛)𝑣𝑟𝑐] 
(11) 
 
It can be seen in (11) that 𝑣0𝐺 depends on the modulation of 
the input stage, which in this work is totally defined by the duty 
cycles of the rectifier stage (see IV-A). Thus, 𝑣0𝐺 will have a 
predictable and bounded value. On the other hand, the voltage 
𝑣𝑐𝑚0 can be rewritten as: 
𝑣𝑐𝑚0 =
1
6
[𝑁𝑠𝑤
𝑣𝐷𝐶
2
+ (6 − 𝑁𝑠𝑤) (−
𝑣𝐷𝐶
2
)]
=
1
6
[𝑁𝑠𝑤𝑣𝐷𝐶 − 3𝑣𝐷𝐶] 
 
(12) 
Therefore, it can be seen in (12) that by using 𝑁𝑠𝑤 = 3, the 
contribution of the output inverters to the common-mode 
voltage is eliminated [16]. 
IV. MODULATION FOR THE IMC WITH TWO OUTPUT STAGES 
A. Modulation of the input (rectifier) stage 
The input (rectifier) stage of the converter is modulated, 
using Space Vector Modulation (SVM). To obtain a maximum 
positive DC link voltage, commutation between the largest and 
second largest positive line input voltages is carried out [15]. 
For the modulation algorithm, a current reference vector is used 
and six sectors are considered as shown in Fig. 2a and 2b. The 
reference current vector is chosen with zero phase shift angle 
respect to the converter input phase voltage vector (see Fig. 2a). 
In this way, unity displacement power factor operation is 
achieved at the converter input. Fig. 2b also shows the current 
reference vector in the first sector with 𝜃𝑟𝑒𝑓,𝑖 the angle of the 
current vector referred to the sector. 
The 𝛾 − 𝛿 duty cycles for the rectifier SVM are given by 
[15]: 
 
𝑑𝛾
𝑅 =
𝑑𝛾
𝑑𝛾 + 𝑑𝛿
   ,   𝑑𝛿
𝑅 =
𝑑𝛿
𝑑𝛾 + 𝑑𝛿
 (13) 
 
with 
 
𝑑𝛾 = sin(
𝜋
3⁄ − 𝜃𝑟𝑒𝑓,𝑖)    ,   𝑑𝛿 = sin(𝜃𝑟𝑒𝑓,𝑖) (14) 
 
 
Fig. 2.  a) Sector definition for the input rectifier and b) current vectors. 
The modulation of the rectifier results in, depending on the 
sextant, an upper (or lower) switch closed (corresponding to the 
highest absolute value of the input phase voltage) and two lower 
(upper) switches modulated according to (13). 
B. Modulation for the IMC Output Stages 
For the topology depicted in Fig, 1, the aim of the modulation 
strategy for the output stages is to reduce 𝑣𝑐𝑚, whilst providing 
the desired machine phase voltages. The voltage vectors for 
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS 
 
4 
inverter 1 are shown in Table I; the same space vectors are valid 
for inverter 2 but with superscript 2. 
TABLE I.  SWITCHING STATES OF THE INDIVIDUAL INVERTERS 
States of inverter 1 [𝑺𝑨𝒑𝟏 𝑺𝑩𝒑𝟏 𝑺𝑪𝒑𝟏] 
𝑉1
1 = [1 0 0] 𝑉2
1 = [1 1 0] 𝑉3
1 = [0 1 0] 
𝑉4
1 = [0 1 1] 𝑉5
1 = [0 0 1] 𝑉6
1 = [1 0 1] 
𝑉7
1 = [1 1 1] 𝑉8
1 = [0 0 0] 
 
Let 𝑉𝑖𝑗 = [𝑉𝑖
1𝑉𝑗
2] with 𝑖, 𝑗 = 1 … 8, be the phase voltage 
vector combination of the dual-inverter output. A 
representation of the vector locations is shown in Fig. 3 [16]. 
According to Section III, a voltage vector producing null 
common-mode voltage 𝑣𝑐𝑚0 should have only three upper 
switches closed (𝑁𝑠𝑤 = 3). Considering, for instance, the dual-
inverter space vector 𝑉14 = [1 0 0 0 1 1], the common-mode 
voltage 𝑣𝑐𝑚0 generated by the output stages of the IMC is given 
by (10), where in this case: 
 
𝑣𝐴10 = 𝑣𝐵20 = 𝑣𝐶20 =
𝑉𝐷𝐶
2
 (15) 
and 
𝑣𝐵10 = 𝑣𝐶10 = 𝑣𝐴20 = −
𝑉𝐷𝐶
2
 (16) 
Therefore 
𝑣𝑐𝑚0 =
1
6
(
𝑉𝐷𝐶
2
−
𝑉𝐷𝐶
2
−
𝑉𝐷𝐶
2
−
𝑉𝐷𝐶
2
+
𝑉𝐷𝐶
2
+
𝑉𝐷𝐶
2
)
= 0 
(17) 
The same procedure can be used to verify that voltage vectors 
given in Table II generate zero 𝑣𝑐𝑚0 [16]. 
 
 
Fig. 3.  Space vector locations of the dual-inverter scheme. 
 
Hence, to eliminate 𝑣𝑐𝑚0 and maximize the output load 
voltage, the modulation strategy for the output inverters 
considers the zero voltage vectors {𝑉78, 𝑉87} and the largest 
active voltage vectors {𝑉14, 𝑉25, 𝑉36, 𝑉41, 𝑉52, 𝑉63} (see Fig. 3). 
Note that it is possible to use all of the active vectors given in 
Table II (rather than just the largest ones), but this complicates 
the algorithm and the benefits in terms of current/voltage Total 
Harmonic Distortion (THD) are not significant (less than 2% 
according to simulations). 
 
TABLE II.  SPACE VECTORS WITH ZERO COMMON-MODE VOLTAGE 
CONTRIBUTION 
Space vector combinations 
[𝑺𝑨𝒑𝟏 𝑺𝑩𝒑𝟏 𝑺𝑪𝒑𝟏 𝑺𝑨𝒑𝟐 𝑺𝑩𝒑𝟐 𝑺𝑪𝒑𝟐] 
𝑉14 = [1 0 0 0 1 1] 𝑉56 = [0 0 1 1 0 1] 
𝑉25 = [1 1 0 0 0 1] 𝑉61 = [1 0 1 1 0 0] 
𝑉36 = [0 1 0 1 0 1] 𝑉43 = [0 1 1 0 1 0] 
𝑉41 = [0 1 1 1 0 0] 𝑉12 = [1 0 0 1 1 0] 
𝑉52 = [0 0 1 1 1 0] 𝑉16 = [1 0 0 1 0 1] 
𝑉63 = [1 0 1 0 1 0] 𝑉65 = [1 0 1 0 0 1] 
𝑉23 = [1 1 0 0 1 0] 𝑉54 = [0 0 1 0 1 1] 
𝑉34 = [0 1 0 0 1 1] 𝑉32 = [0 1 0 1 1 0] 
𝑉45 = [0 1 1 0 0 1] 𝑉21 = [1 1 0 1 0 0] 
𝑉78 = [1 1 1 0 0 0] 𝑉87 = [0 0 0 1 1 1] 
 
It can be noted that the zero vectors 𝑉78 and 𝑉87 produce an 
output phase voltage, which is the same in each machine 
winding (𝑉𝐷𝐶 for vector 𝑉78 and −𝑉𝐷𝐶 for vector 𝑉87). Since 𝑉𝑖𝑗 
is a space vector combination of the dual-inverter, it can be 
represented by: 
𝑉𝑖𝑗 = 𝑣𝐴1𝐴2 + 𝑣𝐵1𝐵2𝑒
−𝑗
2𝜋
3 + 𝑣𝐶1𝐶2𝑒
𝑗
2𝜋
3  (18) 
 
where 𝑣𝐴1𝐴2, 𝑣𝐵1𝐵2 and 𝑣𝐶1𝐶2 are the machine phase voltages. 
Therefore, for vectors 𝑉78 and 𝑉87 (19) is obtained: 
 
𝑉78 = −𝑉87 = 𝑉𝐷𝐶 + 𝑉𝐷𝐶𝑒
𝑗
2𝜋
3 + 𝑉𝐷𝐶𝑒
−𝑗
2𝜋
3  
𝑉78 = 𝑉𝐷𝐶 (1 + 𝑒
𝑗
2𝜋
3 + 𝑒−𝑗
2𝜋
3 ) = 0 
(19) 
 
It is verified that the magnitude of these voltage vectors is zero, 
hence they are effectively zero vectors of the dual-inverter 
system.The duty cycles for each of the output stages are 
calculated as: 
 
𝑑𝛼 = 𝑚(𝑡) sin(
𝜋
3⁄ − 𝜃𝑟𝑒𝑓,𝑜) (20) 
𝑑𝛽 = 𝑚(𝑡) sin(𝜃𝑟𝑒𝑓,𝑜) (21) 
𝑑0 = 1 − 𝑑𝛼 − 𝑑𝛽 (22) 
 
where 𝑚(𝑡) is a variable modulation index given by      𝑚(𝑡) =
𝑚𝑜(𝑑𝛾 + 𝑑𝛿). The factor (𝑑𝛾 + 𝑑𝛿) is included to compensate 
the fluctuations of the DC link voltage; 𝑚𝑜 is the standard 
modulation index (0 ≤ 𝑚𝑜 ≤ 1) and 𝜃𝑟𝑒𝑓,𝑜 is the angle of the 
output reference voltage space vector. 
To obtain a correct balance of the input currents and the 
output voltages in a switching period, the modulation pattern 
should produce all combinations of the rectification and the 
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inversion switching states [15], resulting in the following duty 
cycles for the active vectors: 
 
𝑑𝛼𝛾 = 𝑑𝛼𝑑𝛾
𝑅  ,  𝑑𝛽𝛾 = 𝑑𝛽𝑑𝛾
𝑅 
𝑑𝛼𝛿 = 𝑑𝛼𝑑𝛿
𝑅  ,  𝑑𝛽𝛿 = 𝑑𝛽𝑑𝛿
𝑅 
(23) 
The total zero vector duty cycle is: 
𝑑0 = 1 − 𝑑𝛼 − 𝑑𝛽 (24) 
and the combined zero vector duty cycles are: 
𝑑0𝛾 = 𝑑0𝑑𝛾
𝑅  ,  𝑑0𝛿 = 𝑑0𝑑𝛿
𝑅 (25) 
C. Voltage gain of the converter 
It has been shown that the input rectifier uses an SVM 
strategy to maximize the DC link voltage. However, the average 
value of the DC link voltage, in every switching period, varies 
between a minimum 𝑉𝑝𝑛,𝑚𝑖𝑛 =
√3
2
?̂?𝑠,𝑙−𝑙 and a maximum 
𝑉𝑝𝑛,𝑚𝑎𝑥 = ?̂?𝑠,𝑙−𝑙, where ?̂?𝑠,𝑙−𝑙 is the peak value of the input line 
voltage. The output voltage vector locus considering the 
average DC link voltage is shown in Fig. 4. 
Therefore, the voltage produced by the output stages is limited 
by the minimum average DC link voltage (red circle in Fig. 4). 
As each machine phase winding can be considered to be 
supplied by an H-bridge, the amplitude of the fundamental 
output phase voltage is given by [25]: 
 
?̂?𝑜,𝑝ℎ = 𝑚𝑜𝑉𝑝𝑛,𝑚𝑖𝑛 = 𝑚𝑜
√3
2
?̂?𝑠,𝑙−𝑙 (26) 
where 𝑚𝑜 is a modulation index for the output inverters (0 ≤
𝑚𝑜 ≤ 1). Since the input phase voltage equals √3 times the 
input line voltage, eq. (26) can be rewritten as: 
?̂?𝑜,𝑝ℎ = 𝑚𝑜
√3
2
√3?̂?𝑠,𝑝ℎ = 1.5𝑚𝑜?̂?𝑠,𝑝ℎ (27) 
 
Hence, with the proposed topology (see Fig. 1), the maximum 
output phase voltage without over-modulation is 1.5 times the 
input phase voltage. 
 
Fig. 4.  Output voltage vector locus for the average DC link voltage. 
V. ZERO SEQUENCE VOLTAGE 
As mentioned before, the dual-inverter fed open-ended 
winding induction motor drive may suffer from zero sequence 
current caused by zero sequence voltage. This zero sequence 
voltage is produced because of the asymmetry of the 
instantaneous phase voltages applied to the machine windings 
(due to the voltage space vectors used). In general, zero 
sequence currents may give rise to increased RMS phase 
current, thus increasing the system losses; high current/voltage 
THD and machine over-heating and vibrations. The zero 
sequence voltage is given by [17]: 
 
𝑣𝑧𝑠 =
𝑣𝐴1𝐴2 + 𝑣𝐵1𝐵2 + 𝑣𝐶1𝐶2
3
 (28) 
The zero sequence voltage contributions from the 64 space 
vector combinations are shown in Table III. As can be noted 
from Table II and Table III, the vectors that do not produce 
common-mode voltage are not the same vectors that do not 
produce zero sequence voltage. Hence, as the vectors used to 
modulate the converter output stages will eliminate common-
mode voltage (section IV-B), compensation must be performed 
to avoid the circulation of zero sequence current in the machine. 
The average zero sequence voltage within a sampling 
interval can be eliminated by forcing the zero sequence volt-
seconds to zero [17] by applying the null voltage vectors with 
unequal times. Accordingly, the standard switching sequence 
used in the IMC [15] is modified (see Fig. 5) in order to 
reduce/eliminate the average zero sequence voltage within a 
sampling period. For the modulation strategy presented, the 
duty cycles for both output VSIs are the same, which can be 
noted in Fig. 5.  
 
TABLE III.  ZERO SEQUENCE VOLTAGE CONTRIBUTIONS FROM DIFFERENT 
SPACE VECTOR COMBINATIONS 
𝑽𝒛𝒔 Voltage vector combinations 
−𝑽𝑫𝑪 𝟐⁄  𝑉87 
−𝑽𝑫𝑪 𝟑⁄  𝑉84 , 𝑉86 , 𝑉82 , 𝑉57 , 𝑉37 , 𝑉17 
−𝑽𝑫𝑪 𝟔⁄  
𝑉85 , 𝑉83 , 𝑉54 , 𝑉34 , 𝑉81 , 𝑉56 , 𝑉52 , 𝑉36 
𝑉32 , 𝑉47 , 𝑉14 , 𝑉16 , 𝑉12 , 𝑉67 , 𝑉27 
0 
𝑉88 , 𝑉55 , 𝑉53 , 𝑉35 , 𝑉33 , 𝑉44 , 𝑉51 , 𝑉31 , 𝑉46 , 𝑉42 
𝑉15 , 𝑉13 , 𝑉64 , 𝑉24 , 𝑉11 , 𝑉66 , 𝑉62 , 𝑉26 , 𝑉22 , 𝑉77 
+𝑽𝑫𝑪 𝟔⁄  
𝑉58 , 𝑉38 , 𝑉45 , 𝑉43 , 𝑉18 , 𝑉65 , 𝑉25 , 𝑉63 
𝑉23 , 𝑉74 , 𝑉41 , 𝑉61 , 𝑉21 , 𝑉76 , 𝑉72 
+𝑽𝑫𝑪 𝟑⁄  𝑉48 , 𝑉68 , 𝑉82 , 𝑉75 , 𝑉73 , 𝑉71 
+𝑽𝑫𝑪 𝟐⁄  𝑉78 
 
 
Fig. 5.  Modified switching sequence for the IMC with two outputs. 
 
Taking into account that the same space vector sequence 
applied in the 𝛾𝑅 interval is applied in the 𝛿𝑅 interval but in 
reverse order, then the value of 𝑥, which causes the cancellation 
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of  the zero sequence volt-seconds,  is calculated at every 
sampling period to satisfy [17]: 
 
𝑣𝑧𝑠1𝑥(0𝛾 + 0𝛿) + 𝑣𝑧𝑠2(𝛼𝛾 + 𝛼𝛿)
+ 𝑣𝑧𝑠3(𝛽𝛾 + 𝛽𝛿)
+ 𝑣𝑧𝑠4(1 − 𝑥)(0𝛾 + 0𝛿) = 0 
(29) 
where 𝑣𝑧𝑠𝑘 with 𝑘 = 1, 2, 3, 4, is the zero sequence voltage 
value at intervals 𝑥0𝛾, 𝛼𝛾, 𝛽𝛾 and (1 − 𝑥)0𝛾, respectively. 
Solving (29) (considering the space vectors used), it can be 
found that 𝑥 is given by: 
 
𝑥 =
1
2
+
𝑑𝛽𝛾 + 𝑑𝛽𝛿 − 𝑑𝛼𝛾 − 𝑑𝛼𝛿
6(𝑑0𝛾 + 𝑑0𝛿)
 (30) 
VI. SIMULATION RESULTS 
The system has been modeled and simulated using PSIM. 
The results obtained in PSIM are then plotted and analyzed in 
the MATLAB environment. The simulation data (which is the 
practically the same as the experimental rig), is given in Table 
IV. A 20Hz digital synchronous filter is used for filtering the 
capacitor voltages signal [26]. An open loop V/f strategy was 
used to control the machine. For simulation purposes, the load 
used is a constant torque, set to 35 Nm. As the machine rated 
phase voltage is 220 V and the converter voltage gain is 1.5, see 
(27), the input phase voltage was set to 130 V, in order to not 
exceed the machine ratings (𝑉𝑜,𝑝ℎ 𝑚𝑎𝑥 = 1.5 ⋅ 130 ∼ 200 𝑉 
without overmodulation). Further information about the 
machine parameters can be found in the Appendix. 
TABLE IV.  SIMULATION/EXPERIMENTAL PARAMETERS 
Variable Description Value 
𝑃𝑚 Machine power 7.5 kW 
𝑉𝑚,𝑝ℎ Machine phase voltage 220 V 
𝑉𝑠 Input phase voltage 130 V 
𝐿𝑠  Supply inductance 0.1 mH 
𝑓 Input voltage frequency 50 Hz 
𝑓𝑠 Switching frequency 12 kHz 
𝐶 Input filter capacitance 2 µF 
𝐿 Input filter inductance 0.5 mH 
𝑅 Input filter resistance 100 Ω 
 
The DC link voltage and phase-𝑎 machine voltage are shown 
in Fig. 6, top and bottom, respectively. The reference output 
voltage and frequency were set to 150 V and 50 Hz respectively. 
The machine currents for 25 Hz operation are shown in Fig. 
7 (top), while Fig. 7 (bottom) shows machine currents for 50 Hz 
operation. 
Small disturbances, occurring every 60°, can be noted in the 
motor currents shown in Fig. 7. These current disturbances are 
due to the application of zero voltage vectors to machine 
windings, see PWM pattern in Fig. 5, aiming to reduce the zero 
sequence voltage.  
 
 
Fig. 6.  DC link voltage (top) and output phase voltage (bottom). 
 
 
Fig. 7.  Machine currents for 25 Hz output (top) and 50 Hz output (bottom). 
 
During the application of zero voltage vectors each machine 
phase winding is supplied with a voltage of −𝑉𝐷𝐶 or +𝑉𝐷𝐶. 
When −𝑉𝐷𝐶 voltage is applied to the machine windings the 
current decreases according to the zero vector duty cycle. Fig. 
8 shows the current disturbance along with the corresponding 
DC link voltage and output phase voltage. 
 
 
Fig. 8.  Phase a machine current (top), DC link voltage (middle) and machine 
phase-𝑎 voltage (bottom). 
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The low order harmonics of the machine currents are 
presented in Table V. 
 
TABLE V. HARMONIC CONTENT OF THE MACHINE CURRENTS 
 25 Hz 50 Hz 
Harmonic RMS Value [A] RMS Value [A] 
Fundamental 10.5 14.490 
2nd 0.011 0.130 
3rd 0.107 0.105 
4th 0.008 0.037 
5th 0.005 0.034 
6th 0.022 0.217 
 
The input (supply) currents are shown in Fig. 9 (top) while 
Fig. 9 (bottom) shows the converter input phase voltage (blue) 
and current (green) for an output reference of 150 V and 50 Hz. 
Operation at unity displacement factor is evident in Fig. 9 
(bottom). The notches present in the voltage and current 
waveforms, occurring every 60°, are due to the output current 
disturbances reflected on the input converter voltage and 
current, further attenuated because of the input filter. 
 
Fig. 9.  Supply currents (top) and input converter phase voltage and supply 
current (bottom). 
 
Fig. 10 shows the common-mode voltage separated into 𝑣0𝐺 
and 𝑣𝑐𝑚0 as defined in (10). Due to absence of the reference 
point 0 in the real (and also simulated) converter, the common-
mode voltages 𝑣0𝐺 and 𝑣𝑐𝑚0 shown in Fig. 10 top and bottom, 
respectively, are obtained as: 
𝑣0𝐺 = 𝑣𝑛𝐺 +
𝑣𝐷𝐶
2
 
(31) 𝑣𝑐𝑚0 =
1
6
(𝑣𝐴1𝑛 + 𝑣𝐵1𝑛 + 𝑣𝐶1𝑛 + 𝑣𝐴2𝑛 + 𝑣𝐵2𝑛
+ 𝑣𝐶2𝑛) −
𝑣𝐷𝐶
2
 
where 𝑛 is the negative rail of the DC link.  It can be seen in the 
simulation results that the contribution of the output inverters 
to the common-mode voltage is completely eliminated due to 
the modulation strategy used. 
 
Fig. 11 shows the zero sequence voltage (top) and its 
frequency spectrum (bottom). This voltage has been obtained 
measuring all the three machine phase voltages and then 
applying (28). It can be noted that the low order zero sequence 
harmonics are reduced because of the asymmetry of the null 
vector duty cycles used in the switching sequence for each 
output stage. 
 
 
Fig. 10.  Common-mode voltages 𝑣0𝐺 (top) and 𝑣𝑐𝑚0 (bottom). 
 
 
Fig. 11.  Zero sequence voltage (top) and its frequency spectrum (bottom). 
 
VII. EXPERIMENTAL RESULTS 
The proposed strategy has been tested using the experimental 
system shown in Fig. 12. The IMC has been designed and built 
at the University of Nottingham Power Electronics, Machines 
and Control lab facilities. A six-pole induction machine rated at 
7.5 kW is used. A DSP board, based on the TMS320C6713 
processor, is used as the control platform. The calculation of 
duty cycles is carried out on the DSP among several other tasks. 
An FPGA interface board, designed at Nottingham University, 
is used to implement the modulation strategies and data 
acquisition. Communication between the DSP and a PC is 
achieved using a DSK6713HPI (Host Port Interface) daughter 
card. The converter input stage uses SK60GM123 modules and 
the output stages use SK35GD126 modules. The switching 
frequency is 12 kHz and voltages and currents are also sampled 
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at 12 kHz. A four-step commutation strategy is used based on 
the input converter voltage sign [27]. 
The voltages and currents have been measured using the 
Yokowaga DL850 ScopeCorder, using four two channel, 12 bit, 
high speed 100Ms/s modules for voltage measurements and two 
12 bit, two channel, 10Ms/s  modules for current measurements. 
The load used in the experimental system is a DC generator, 
coupled to the induction motor shaft, supplying a resistive load. 
 
 
Fig. 12.  Experimental setup. 
 
Fig. 13 (top) shows the DC link voltage while Fig. 13 
(bottom) shows the voltage across the machine phase-𝑎 
winding. The output phase voltage presents a fundamental 
component of 141 V, 50 Hz, slightly less than the voltage 
reference (150 V). This voltage difference is attributed to the 
voltage drops of the power devices. According to the datasheets 
of the power modules used in the converter, the voltage drop in 
the IGBTs and the diodes can be modeled as: 
𝑉𝑑𝑟𝑜𝑝 = 𝑟𝐼 + 𝑉𝑡ℎ 
where 𝑟 is the slope of the device voltage-current curve, 𝐼 is the 
circulating current in the device and 𝑉𝑡ℎ is the device voltage 
drop for almost zero current. A summary of the 𝑉𝑡ℎ values 
(extracted from the corresponding datasheets) is shown in Table 
VI. Further details about the power modules of the converter 
can be found in the Appendix. 
TABLE VI. THRESHOLD VOLTAGES OF THE POWER DEVICES 
 𝑽𝒕𝒉,𝑰𝑮𝑩𝑻 𝑽𝒕𝒉,𝒅𝒊𝒐𝒅𝒆 
Rectifier 1.5 V 1.0 V 
Inverter 0.8 V 1.0 V 
 
Therefore, as in each conduction period there are two IGBTs 
plus two diodes of the rectifier conducting and two IGBTs or 
two diodes of the inverter conducting, the overall voltage drop 
will be at least (for almost zero current): 
𝑉𝑑𝑟𝑜𝑝,𝑡𝑜𝑡 ≈ 2(𝑉𝑡ℎ,𝐼𝐺𝐵𝑇𝑟𝑒𝑐𝑡 + 𝑉𝑡ℎ,𝑑𝑖𝑜𝑑𝑒𝑟𝑒𝑐𝑡) + 2𝑉𝑡ℎ,𝐼𝐺𝐵𝑇𝑖𝑛𝑣 
= 2(1.5 + 1 ) + 2 ⋅ 0.8 = 6.6 𝑉 
As can be seen the modulation strategy used results in a 
bipolar pulse width modulated voltage at the converter output. 
Good correspondence between the simulation and experimental 
result can be observed. 
 
 
 
Fig. 13.  DC link voltage (top) and output phase voltage (bottom). Scale 
100V/div. 
 
The machine currents for 25 Hz and 50 Hz operation are shown 
in Fig. 14 top and bottom, respectively. The reference output 
voltages are set to 75 V and 150 V, respectively. 
 
 
 
Fig. 14.  Machine currents for 25 Hz output (top) and 50 Hz output (bottom). 
Scale 5A/div. 
 
In Fig. 14, the effect of the zero voltage vectors in the PWM 
pattern shown in Fig. 5 is also observed.  The supply currents 
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are shown in Fig. 15 (top), again with good correspondence 
with the simulation study. Fig. 15 (bottom) shows the input 
phase voltage and current. 
 
 
 
Fig. 15.  Supply currents (top – Scale: 5A/div) and converter input phase voltage 
and supply current (bottom – Scales: 50V/div for voltage and 15A/div for 
current). 
 
Fig. 16 shows the common-mode voltages 𝑣0𝐺 (top) and 
𝑣𝑐𝑚0 (bottom). The voltages 𝑣0𝐺 and 𝑣𝑐𝑚0 are very close the 
simulation results shown in Fig. 10. Simultaneous 
measurements of six PWM machine terminal voltages and the 
DC link voltages, with respect to the negative pole, are needed 
to determine 𝑣0𝐺 and 𝑣𝑐𝑚0, hence some voltage spikes in those 
signal occur because not all channels are sampled exactly at the 
same time and because in Fig. 10 the input switches are ideal. 
 
 
Fig. 16.  Common-mode voltages 𝑣0𝐺 (top) and 𝑣𝑐𝑚0 (bottom). 
Finally, Fig. 17 shows the zero sequence voltage (top) and its 
frequency spectrum (bottom), agreeing closely with the 
simulation results. 
 
Fig. 17.  Zero sequence voltage (top) and its frequency spectrum (bottom). 
VIII. CONVERTER LOSS CALCULATIONS 
In order to give a primary evaluation of the converter losses 
for the topology presented in this work and also an initial 
comparison with a standard IMC losses, the power losses in the 
converters are evaluated using the standard approach presented 
in [28] and applied in [29]. This method considers simulated 
waveform data together with power devices manufacturer’s 
datasheet information (see the Appendix) to calculate 
conduction and switching losses. 
The losses comparison between a standard IMC (one output 
stage) and the two-output IMC presented in this paper, is carried 
out considering a 330V, 7.5kW load with power factor equal 
0.81. The converter output current for the two-output IMC is 
9.3A whereas the converter output current for the standard IMC 
is 16.2A. The results are summarized in Table VII.  
As can be noted, for the considered conditions, the dual-
inverter output IMC presents similar losses to that of the 
standard IMC, resulting in a suitable alternative in terms of 
efficiency for this type of applications. 
 
TABLE VII.  POWER LOSSES CALCULATION 
 Two-output IMC Standard IMC 
INPUT 
RECTIFIER 
112.7 W 103.6 W 
OUTPUT 
INVERTERS 
INV1 INV2 
191.9 W 
95.8 W 101.8 W 
TOTAL LOSSES 309.9 W 295.5 W 
IX. CONCLUSION 
A modulation strategy for a two-output IMC feeding an 
open-ended winding induction machine has been shown. The 
strategy has been modeled and experimentally verified in a 
prototype rig. The strategy reduces the common-mode voltage 
and dynamically compensates the load zero sequence voltage in 
order to avoid the occurrence of low frequency zero sequence 
current in the load. For the proposed topology, the maximum 
output phase voltage it is possible to obtain without 
overmodulation is 1.5 times the input phase voltage. A 
preliminary converter power loss evaluation has shown that the 
topology has similar efficiency compared with standard Indirect 
Matrix Converter. 
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APPENDIX 
Machine parameters (referred to stator): 𝑅𝑠 = 0.45 Ω, 𝑅𝑟 =
0.54 Ω, 𝐿𝑜 = 0.0818 𝐻, 𝐿𝑠 = 0.0854 𝐻,                  𝐿𝑟 =
0.0860 𝐻, six poles, stator phase voltage 220 V. 
Rectifier power module: SK60GM123 
 Parameters: 𝐸𝑜𝑛 = 7.0 𝑚𝐽, 𝐸𝑜𝑓𝑓 = 5.2 𝑚𝐽, 𝐸𝑟𝑟 = 2.4 𝑚𝐽, 
𝑟𝐼𝐺𝐵𝑇 = 0.0313 Ω, 𝑟𝑑𝑖𝑜𝑑𝑒 = 0.0150 Ω. 
Inverters power module: SK35GD126 
Parameters: 𝐸𝑜𝑛 = 4.6 𝑚𝐽, 𝐸𝑜𝑓𝑓 = 4.3 𝑚𝐽, 𝐸𝑟𝑟 = 2.9 𝑚𝐽, 
𝑟𝐼𝐺𝐵𝑇 = 0.0320 Ω, 𝑟𝑑𝑖𝑜𝑑𝑒 = 0.0163 Ω. 
 Junction temperature considered for both the rectifier and 
the inverter: 125°C. Gate-emitter voltage considered for the 
IGBTs: 15V 
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